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Fig. 1.  Normalized alpha particle induced MCU SER as a function of voltage 
for dual- and triple-well devices. The data labels indicate the proportion of 
MCU event rate as a percentage of overall SE events. 
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Abstract—Dual- and triple-well bulk CMOS SRAMs fabricated at 
the 28-nm node were tested using alpha particles and heavy-ions 
over a range of supply voltages. Dual-well SRAMs have better 
Multiple Cell Upset (MCU) cross sections and spread for nominal 
voltage, while triple-well SRAMs are better for reduced voltages. 
TCAD simulations show that single-event upset reversal due to 
charge confinement is responsible for improved soft error rate 
(SER) performance at low voltage operation for triple-well 
SRAMs. 
Keywords: alpha particle, dual-well, heavy ion, linear energy 
transfer (LET), MCU, soft error rate( SER), SRAM, triple-well.  
 
I.  INTRODUCTION  
With technology scaling and the integration of high-speed 
digital, analog, and RF components on monolithic ICs, reduced 
substrate noise coupling and cross-talk between subcircuits is 
required for reliable circuit operation.  One of the approaches 
to address these concerns is to use triple-well technology. 
Another major concern for designers is the overall power 
requirements for a circuit. Since dynamic power is 
proportional to VDD2, system-level designers have resorted to 
reducing supply voltage to reduce power requirements [1].  
However, using triple-well technology in conjunction with 
reduced supply voltages has the disadvantage of increasing the 
soft error rate (SER).  Moreover, technology scaling and 
increased packing densities have resulted in soft errors 
becoming one of the key reliability concerns for advanced 
technology nodes [2]. In different studies on the impact of 
triple-well technology on the SER [3–5], some have shown 
that triple-well architecture yields higher Multiple Cell Upset 
(MCU) rates [4], while other studies have indicated reduced 
SRAM SER for triple-well designs for high-LET particles [5]. 
A recent study concluded that charge confinement along with 
well doping and layout spacing strongly influences overall 
SER performance for SRAMs [6]. Most of these studies are 
focused on single-bit SER, but single-bit SER does not yield a 
complete picture of SRAM SER vulnerability.  MCUs are 
increasingly becoming the determinant of SRAM reliability 
due to the high density of transistors in an SRAM design.  
Although designers have adopted error-correcting code (ECC) 
and interleaving as standard techniques to mitigate soft errors, 
the efficacy of these techniques depends on the extent of MCU 
rates [7, 8]. Bit interleaving also adds complexity to the design, 
impacting area and power consumption, and may not be 
practical for some memory types [7]. And as discussed in [8], 
if the size of a multi-cell cluster is larger than the memory 
interleaving distance, detected unrecoverable errors (DUE), or 
silent data corruption (SDC) can occur. Thus, it is important to 
evaluate the MCU SER for SRAMs that operate at reduced 
voltages.  
In this work, the MCU SER performance of triple-well and 
dual-well SRAMs fabricated in a 28-nm commercial bulk 
CMOS process was tested with alpha particles and heavy ions 
over a range of supply voltages. Experimental results indicate 
that, while triple-well architecture has a higher MCU cross 
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designs. However, for 0.5V operation the triple-well design 
shows an upset-reversal effect (that is, a recovery from the 
upset), while the output of the dual-well design remains upset.  
As discussed in [6, 9], the mechanism of upset-reversal in 
triple-well designs is triggered by charge confinement in the 
p-well. In a triple-well structure, the deep n-well/p-well 
junction is reverse-biased. This causes the electrons to drift 
into the n-well, leaving behind holes in the p-well. In  
dual-well technology, the holes are spread throughout the 
p-substrate, while in triple-well technology the majority of the 
holes are confined within the p-well. This charge confinement 
in the p-well affects well voltage, and subsequently affects the 
operation of other transistors in the well. Initially, the transistor 
hit by the ion (MN1) is OFF, and when it collects charge, the 
output of inverter I1 changes. This turns the NMOS transistor 
(MN2) in the opposite inverter (I2) OFF, allowing it to collect 
charge that is still present in the p-well. If sufficient charge is 
collected by MN2, the cell reverts to its original state. The 
charge collected in the p-well is inversely proportional to the 
well doping [6]. Well doping increases with technology 
scaling, making the effect of charge confinement and 
subsequent bit-reversal less pronounced at nominal voltages 
for 28 nm technology [6]. However, at reduced supply 
voltages, the amount of charge needed is also lower, which 
bolsters the upset-reversal process and reduces the extent of 
MCUs. 
The simulation discussion presented here is for the case 
where the n-channel transistors are in the same p-well. When 
the SRAM cell is designed with p-channel transistors in the 
same n-well and the n-channel transistors in separate p-wells, a 
similar type of bit reversal can occur for the p-channel 
transistors as discussed in [11]. More work is required to 
identify the differences in such bit reversal mechanisms 
between dual-well and triple-well designs. For example, while 
bit reversal for p-channel transistors may be similar for both 
dual and triple-well (since the p-channel transistors reside in an 
n-well in both cases), the impact of the deep n-well layer on 
the resistance of the well may also impact the well potential 
modulation and its extent as discussed in [12]. Additionally, in 
the case of the triple-well design, the n-channel transistors 
could still contribute to bit-reversal if charge gets deposited in 
both the p-wells containing the n-channel devices as discussed 
in the next paragraph. Thus the bit-reversal effect may still be 
dominant for the triple well design, especially at low voltages. 
 Based on previous works on ion track structures, the width 
of the initial track radius is generally larger than the minimum 
spacing distance between transistors in advanced technology 
nodes [13, 14]. In addition, M. P. King, et al. showed that 
delta-ray events are capable of depositing charge over many 
micrometers [15]. In an SRAM design at this technology node, 
even if the n-channel transistors are separated by an n-well, an 
ion hit may result in significant charge being deposited in both 
of the p-wells containing the n-channel transistors because the 
separation distance between the transistors is on the order of 
the initial track diameter. Furthermore, previous works have 
shown that an ion hit results in debiasing the well region (well 
collapse effect) because the deposited carrier concentration 
exceeds the doping concentration [16, 17]. This would result in 
a flow of charges across well boundaries in and around the 
strike location at the time of ion impact. Since the timescale of 
charge deposition and collection events are in the 
subnanosecond region, circuit-level effects begin to dominate 
rapidly, which can result in triggering the reinforcing charge 
collection mechanism, especially at low voltages. Hence the 
qualitative discussions presented in this work may still be 
applicable. Going forward, the extent and variation of the 
reinforcing charge collection must be modeled for different 
layout and spacing of transistors and across well boundaries. 
 
IV. CONCLUSIONS 
This work presents the soft error response of dual-well and 
triple-well SRAMs over a range of supply voltages. Results for 
the 28-nm node show for the first time that triple-well designs 
are better suited to limiting the extent of MCU cross sections 
for alpha and heavy-ion particles at reduced supply voltages.  
Mixed-mode TCAD simulation results corroborate 
experimental results and show that the reinforced-charge 
collection (or upset-reversal) mechanism is responsible for 
reduced MCU SER at low supply voltages for triple-well 
designs. Low voltage operation is important for low power 
applications and for improving battery life during device 
standby mode. These results indicate that commercial designs 
targeted for very low voltage and subthreshold voltage 
operation can benefit from the triple-well option, while the 
dual-well option has the advantage for nominal voltage 
operation.  
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